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logic circuits. Bennett proposed that in order to avoid the KTln2 joules of power dissipation logic circuit must 
be built from reversible circuit since there is no information loss occurs in reversible circuits. For the 
computation to be physically reversible not to dissipate any energy, computing engine should be made logically 
reversible and designed in physically reversible technology. Any system that does transition from state P to 
state Q is physically reversible if the state Q uniquely determines state P, that is, the transition is logically 
reversible and the energy is present to make the reverse transition which means the transition is made in 
physically reversible technology. 
Tommaso Toffoli [4] in 1980, first predicted that any arbitrary logic function can be realized and any of 
computational work can be done using reversible circuits as are used in irreversible logic circuits. Toffoli states 
that “using invertible logic gates, it is ideally possible to build a sequential computer with zero internal power 
dissipation”. Fredkin has used this concept to propose the first design of the reversible sequential circuit called 
the JK-latch [Fredkin and Toffoli 1982] having the feedback loop from the output. In this paper, we are 
presenting the design of reversible register circuit considering important cost metrics in reversible logic circuits 
i.e. the quantum cost, delay and  number of garbage outputs. Also, with some lemmas their efficiency has been 
featured. 
2. Basic Reversible Gates 
There are some reversible basic gates which we are going to use in design of Flip-Flops and are as follows. 
2.1. Reversible NOT Gate 
NOT gate is a simple 1 input and 1 output (1*1) reversible gate which performs inversion of input. It has 0 
quantum cost and unit delay. NOT gate and its quantum representation is shown in the figure1. 
 
 
Fig.1. (a) NOT gate; (b) NOT gate quantum representation 
2.2. Feynman gate/CNOT Gate  
It is a 2 input and 2 output (2*2) reversible logic gate. CNOT Gate, also known as FEYNMAN Gate, is widely 
used to overcome the fan-out problem since it can be used for copying the information. CNOT gate has unit 
delay & unit quantum cost. 
 
 
 
Fig.2. (a) FG gate; (b) Quantum representation of FG gate 
2.3. Peres Gate 
Peres gate is a 4-input and 4-output (4*4) reversible gate. It has a minimum quantum cost among the 4*4 
reversible gate and is equal to 4 and delay is 4Δ. 
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Fig. 3. (a) PG gate; (b) Quantum representation of PG gate 
2.4. Proposed Reversible Modified Fredkin Gate 
As the name suggests it is the proposed modified version of 3*3 Fredkin gate with a quantum cost of 4 and a 
delay of 4Δ. When A = 0, it does the same as Fredkin Gate, but when A = 1, B and complement of C is 
swapped in the output. 
 
 
 
Fig.4. (a) MF gate; (b) Quantum representation of MF gate 
3. Proposed Reversible Multiplexer 
In this section, we are presenting proposed new design of reversible multiplexer using reversible logic gate. A 
multiplexer is a logic circuit that accepts number of data input and produces a single output at a time. The 
selection of the single output from multiple inputs is controlled by select line. Generally, there are 2n data input 
lines where n is select line whose bit combination select the output from the applied inputs. Multiplexer is also 
called as multi-position, digitally controlled switch. 
3.1. Proposed Reversible 2:1 Multiplexer 
It has 2 data input lines, one select line and one output line. Figure 6 shows the proposed design of reversible 
2:1 mux. 
 
Fig.5. Reversible 2:1 Mux using MF gate 
Figure 5 shows the reversible 2:1 mux where A and B are the data inputs and s is select line. When S is high 
(i.e. S=1) then A data input transmit to the output O and when S becomes low (i.e. S=0) then B data input 
transmit to the output. Quantum cost (Qc) and delay (D) of 2:1 mux is 4 and garbage output (G) is 1. 
3.2. Proposed Reversible 4:1 Multiplexer 
The reversible 4:1 multiplexer (22:1 mux) has four data input lines, two select lines and one output line. It can 
be realized using three 2:1 mux as shown in the following figure  
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Fig.6. (a) Proposed reversible 4:1 mux; (b) Block diagram of reversible 4:1 mux 
 
Figure 6 shows the proposed design of reversible 4:1 mux where I0,I1, I2 and I3 are the data input lines S0 and 
S1 are the select lines whose bit combination control the function of 4:1 mux with parameters Qc and D is 12 
and G is 3. The function of S0 and S1 are as follow 
 
Table.1. Function of S0 and S1 select lines 
 
     S1  S0 Output (O) 
      0   0        I0 
      0   1        I1 
      1 
      1 
  0 
  1 
       I2 
       I3 
 
3.3. Proposed Reversible 2n:1 Multiplexer 
The 2n:1 reversible multiplexer has 2n data input lines, n select lines and one output line. 2n:1reversible mux 
can be realize in a same way as 4:1 mux realized using 2:1 mux. 2n:1 mux can be realize using two 2n-1:1 
reversible mux and one 2:1 reversible mux as shown in the following figure 
 
 
 
 
 
 
 
 
Fig.7. Proposed design of reversible 2n:1 multiplexer using MF gate 
4. Reversible Memory Element 
 In this section, we are presenting some new design of reversible sequential circuits Flip-Flop (FF) i.e. D-FF 
which will be used to design reversible register. 
4.1. Proposed Reversible D-Flip-Flop 
Characteristic equation of reversible D-Latch can be written as Q+=D where output is equal to its input value. 
The characteristic equation of clock enabled reversible D-Latch (D-FF) can be written as 
                                                                       Q+=D.E+𝐄ത.Q                                                                                (1) 
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Fig.8.( a) Clock enabled D-latch; (b) D-FF with output Q and  Qഥ 
 
      Figure 8(a) shows the clock enable D-latch where output Q+=D for E=1 and output Q+=Q for E=0 output 
remain in its previous state. For the input D=1 and Q=0, the output of MF gate when E=1 is Q+=1 which is 
applied to FG gate to provide feedback. 
 
Table 2. A Comparison of Reversible D-FF with Qഥ 
 
D-FF Comparison Quantum  
Cost (Qc) 
Delay 
(D) 
Garbage  
Output(G) 
[Thapliyal and Ranganathan 2010][9] 
Proposed design 
% improvement w.r.t. [9] 
7 
6 
14 
7 
6 
14 
2 
2 
- 
 
The block diagram of a reversible D-FF is shown in figure 11. 
 
 
 
Fig.9. Block diagram of reversible D-FF 
5. Proposed Reversible Buffer Register 
Buffer register is one of the simplest kinds of shift register used to store binary word. The binary word is 
applied to data input terminals. On application of clock pulse, the data input word transferred to the output 
terminals that is output word becomes same as the word applied at the input terminals. Buffer register is also 
known as the Parallel-in Parallel-out shift register. 
 
 
 
 
Fig.10. Proposed reversible buffer register 
 
Figure 10 shows the design of reversible buffer register in which I1 I2 I3….In are the input data and Q1 Q2 
Q3…..Qn are corresponding output then, on application of clock pulse the output becomes  
 
Q1 Q2 Q3…..Qn = I1 I2 I3….In                                                       (2) 
 
4-bit PIPO shift register has quantum cost (Qc) and delay (D) 20 and garbage output 4. 
 
Lemma I The minimum Quantum cost (Qc) and delay (D) of n-bit reversible Edge triggered PIPO shift 
register is 5n. 
 
Proof For n-bit reversible PIPO shift register it requires n-FF to store n-bit data. From figure 10 we can observe 
that n reversible D-FF is used to store n-bit data. Since each reversible D-FF has Qc of 5 and D of 5Δ, hence, 
we can calculate for n-bit reversible PIPO shift register has total quantum cost and delay 
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Qc/D = 5n                                                                              (3) 
    
Lemma II An n-bit reversible Edge triggered PIPO shift register produces minimum garbage output (G)= n. 
 
Proof From figure 10 we can see that each reversible D flip-flop produces one garbage output. For n-bit 
reversible PIPO shift register it require n-FF, hence, we can conclude that for n-bit PIPO shift register total 
number of garbage output produced equal to 
G = n                                                                                       (4) 
5.1. Proposed Reversible Controlled Buffer Register 
Control buffer register is shift register in which output is controlled through a control input signal. The 
following figure shows the design of proposed reversible controlled buffer register  
 
 
 
 
 
 
Fig.11. Design of reversible controlled buffer register for 4-bit 
LOAD is control input which controls the output of buffer register. When LOAD signal is HIGH then data 
inputs can appear at the input of the respective flip-flop, on the application of clock pulse register loaded with 
the applied input data and output becomes as in equation (2). 
      When LOAD signal goes LOW then the data inputs cannot appear at input terminal rather the output of 
each flip flop feedback to the its data input for each clock pulse applied i.e. data bits of buffer register remain 
unchanged in spite of clock pulse. 
6. Proposed Reversible Serial-in Serial-out Shift Register 
Serial-in serial-out shift register is used to store the data bits serially and produce output in serial form. The 
following figure shows the design of reversible Serial-in Serial-out (SISO) shift register 
 
 
Fig.12. Reversible SISO shift register of n-bit 
Figure 12 shows SISO shift register of n-bit. D-FF is used for shift register. In SISO shift register data input is 
applied serially to the input terminal of first flip flop of shift register and output is taken from the last flip flop 
of shift register. When first clock pulse is applied the first bit stored in first flip-flop. For second clock pulse 
next bit is store in first flip flop and the previous bit shifted to next flip flop and the process of shifting of bits 
continue till the all bits appear at the output. For n-bit SISO shift register it requires n clock pulse to store all 
bits and n-1 clock pulse to produce output. 
4-bit SISO shift register has quantum cost, delay equal to 20 and garbage output equal to 4. 
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Lemma III The minimum Quantum cost (Qc) and Delay (D) of reversible SISO shift   register is 5n. 
Proof For n-bit reversible SISO shift register it requires n-FF to store n-bit data. From figure 12 we can 
observe that n reversible D-FF is used to store n-bit data. Since each reversible D-FF has Qc of 5 and D of 5Δ, 
hence, we can calculate for n-bit reversible SISO shift register has total quantum cost and delay 
                                                                                   Qc/D = 5n                                                                          (5) 
 
Lemma IV An n-bit reversible Edge triggered SISO shift register produces minimum garbage output (G) n. 
 
Proof From figure 12 we can see that each reversible D flip-flop produces one garbage output (g). For n-bit 
reversible SISO shift register it require n-FF, hence, we can conclude that for n-bit SISO shift register total 
number of garbage output produced equal to 
G = n                                                                          (6) 
7. Proposed Reversible Serial-in Parallel-out Shift Register 
This shift register input is applied in serial form and output is taken in parallel form. The figure 15 shows the 
design of reversible serial-in Parallel-out shift register. 
From figure 13 it can be observed that input data is applied at the first flip flop of register and first output of 
the Feynman gate is taken as the output of corresponding flip flop of shift register and second output of 
Feynman gate is applied to next flip flop to shift the data 
 
 
 
 
Fig.13. Design of Reversible SIPO shift register 
For 4-bit SIPO shift register the quantum cost, delay is 23 and garbage output is 4. 
Lemma V The minimum required quantum cost (Qc) and delay (D) of n-bit reversible Edge triggered SIPO 
shift register is equal to 6n-1. 
Proof From figure 13 we can observe that reversible SIPO shift register have D-FF (Qc=5 and D=5Δ) and 
Feynman gate (Qc=1 and D=Δ) for copying the output of each reversible D-FF except last FF. For n-bit 
reversible SIPO shift register it require n reversible D-FF and n-1 Feynman gate, hence, we can calculate the 
total Qc and D for n-bit reversible SIPO shift register as 
 
Qc/D = 5n + n-1                                                                    (7) 
             = 6n-1 
Lemma VI An n-bit reversible Edge triggered SIPO shift register produces minimum garbage output (G) equal 
to n. 
 
Proof From figure 13 we can observe that each flip-flop produces one garbage output. For 2-bit and 4-bit 
reversible shift register it will produce 1x2=2 and 1x4=4 garbage output respectively. Hence, we can conclude 
that for n-bit reversible SIPO shift register, the total garbage output is 
  
                                                             G = n                                                                                  (8)  
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8. Proposed Reversible Parallel-in Serial-out Shift Register 
Reversible parallel-in serial-out shift register takes input in parallel form and produce output in serial form. 
Reversible multiplexer is used to control the parallel load and serial output of data. Design of reversible 
Parallel-in Serial-out (PISO) shift register is shown in the following figure 
 
 
 
 
 
 
 
Fig.14. Design of Reversible PISO shift register 
 
In the figure 14 W/S is the control input of PISO shift register. When W/S is put HIGH then multiplexer load 
data parallel in shift register and when W/S goes LOW then multiplexer stop loading data and start shifting data 
from one flip-flop to next flip-flop.  
      For 4-bit PISO shift register the quantum cost and delay is 32 and garbage output is 7. 
Lemma VII The minimum required quantum cost (Qc) and delay (D) of n-bit reversible Edge triggered PISO 
shift register is equal to 9n-4. 
Proof From figure 14 we can observe that reversible PISO shift register have D-FF (Qc=5 and D=5Δ) and 2:1 
multiplexer (Qc=4 and D=4Δ) for controlling the operation of PISO shift register except first FF. For n-bit 
reversible PISO shift register it require n reversible D-FF and n-1 multiplexer (2:1), hence, 
                                                                   Qc/D = 5n +4 (n-1) = 9n-4                                                            (9) 
             
Lemma VIII A n-bit reversible Edge triggered PISO shift register produces minimum garbage output (G) 
equal to 2n-1. 
 
Proof From figure 14 we can observe that each flip-flop produces one garbage output and each multiplexer 
produces one garbage output. Since n-bit PISO shift register require n D-FF and n-1 multiplexer, hence, we can 
conclude that for n-bit reversible PISO shift register, the total garbage output is 
                                                                      G = n + (n-1) = 2n-1                                                                     (10)              
9. Proposed Reversible Universal Shift Register 
A universal shift register that has both shifts and parallel load capabilities, it is referred to as Universal shift 
register. Universal shift register can be realized using registers and multiplexers.  
Figure 17 shows the universal shift register for n-bit storage. It consists of n-D flip flop and n- 4:1 multiplexer. 
Multiplexer have two common selection inputs S1 and S0. S1 and S0 controls the operation of the universal 
shift register and are listed in table 10. 
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Fig.15. Design of Reversible Universal shift register 
Table.3. Function table of universal shift register 
 
     S1  S0 Fuction 
      0   0  No change 
      0   1  Shift Right 
      1 
      1 
  0 
  1 
 Shift Left 
 Parallel Load 
10. Proposed Reversible Dynamic Shift Register 
All shift registers that we have shown in previous sections are Static shift register. In dynamic shift register 
storage is accomplished by continually shifting the bits from one state to the next and re-circulating the output 
of the last stage into the first stage. The data is continually circulates through the register under the control of 
clock pulse.  
 
 
 
 
Fig.16. Design of Dynamic shift register 
The process of reversible dynamic shift register is given in the following table 
 
 
 
0 0 0 
Serial I/p for  
shift-right 
S0 
CLK CLK 
FG 
R-4x1 Mux 
3   2   1   0 
R-4x1 Mux 
3   2   1   0 
Dn 
FF 
Dn-1 
FF 
FG FG 
FG FG 
R-4x1 Mux 
3   2   1   0 
R-4x1 Mux 
3   2   1   0 
D1 
FF 
D0 
FF 
FG FG 
FG FG 
FG 
0000 
0 0 0 0
0 0
S1 
I0 I1 In-1 In 
Serial I/p for  
shift-left 
Qn Qn-1 Q1 Q0 
0 g g g g 
 
 
0 
0 0 
0 
1 
Q 
S/I 
CSx 
FG 
PG 
FG  N-bit Shift            
Register MF 
PG 
FG 
PG 
0 
CSy 
W/R 
Q 
g W⁄ Rഥ 
g 
g 
208   A. Majumder et al. /  Procedia Computer Science  57 ( 2015 )  199 – 208 
Table.4. Function table of Dynamic shift register 
 
    W/𝐑ഥ CSx  CSy Fuction 
      1   1   1  Write 
      x   0   x Re-circulate 
      x 
      0 
      x 
  x 
  x 
  1 
  0 
  x 
  1 
 Re-circulate 
 Re-circulate 
 Read 
11. Conclusion 
Reversible registers may be considered as the brain of any computation as data is processed in Bus system 
through these and can replace the existing Accumulator or other general purpose registers available in 
processor architecture of the forthcoming quantum computers. In this paper, we have shown some novel 
architecture of several shift registers including universal shift registers up to n-nit and dynamic shift registers 
and analyzed them with some lemmas. A efficient reversible realization of multiplexer is discussed with the 
help of an algorithm. We are trying to synthesis these structures using Verilog HDL. The novel reversible 
registers will play a big role to reversible logic community to work further for the design of a synchronous N-
bit dual-port SRAM array and DRAM array for their application in FPGA or Network-on-chip. 
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